EDGE AI POD

The AI landscape is transforming rapidly, and NXP Semiconductors is at the forefront of bringing these capabilities where they matter most—directly to edge devices. Alberto Alvarez delivers a compelling overview of how NXP is enabling sophisticated generative AI to run locally on microprocessors, without relying on cloud connectivity.

Unlike companies focused on massive cloud-based AI training, NXP targets the critical deployment phase, where privacy, security, and efficiency are paramount. Their approach empowers developers to create AI-enhanced solutions for industrial automation, healthcare, automotive systems, and smart environments that keep sensitive data completely local.

The presentation unveils the EAQ GenAI flow—a comprehensive software pipeline that allows developers to fine-tune and optimize large language models for specific applications without exposing proprietary data to third-party servers. This pipeline includes automatic speech recognition (ASR) based on the Whisper architecture, LLM reasoning with LLAMA3, retrieval-augmented generation (RAG) for domain-specific knowledge, and natural text-to-speech synthesis—all running efficiently on NXP's hardware.

Most impressively, through a partnership with Kinara, NXP demonstrates a fully edge-based multimodal AI implementation running on their iMX810 Plus platform. This system combines an 8-billion parameter language model with computer vision capabilities, allowing it to analyze images, reason about visual content, and respond to questions—all without sending any data to the cloud. The implementation achieves remarkable performance metrics, generating 6.5 tokens per second with response latency as low as 1.5 seconds for follow-up questions about images.

From robots with enhanced reasoning capabilities to medical assistants that can analyze diagnostic imagery, the possibilities for this technology are vast and expanding daily. As NXP continues pushing the boundaries of what's possible at the edge, they're laying the groundwork for the next frontier: agentic AI systems that can perceive, reason, and act autonomously across multiple modalities.

Ready to build secure, private AI applications that don't compromise on capability? Explore NXP's resources and start creating tomorrow's intelligent edge solutions today.
Send us Fan Mail
Support the show
Learn more about the EDGE AI FOUNDATION - edgeaifoundation.org

What if the obstacle to fast, reliable AI isn’t your dataset or your optimizer—but the silicon under your model? We dig into why performance collapses when architecture and hardware don’t align, and we lay out a clear path to ship models that actually fly on the devices your users own. Starting with the Ferrari-and-hummingbird metaphor, we show how theoretical efficiency—FLOPs, parameters, even TOPS—often fails to predict real-world latency, power, and user experience.

We walk through a surprising benchmark: MobileNet V2, small and “efficient,” runs slower than an older ResNet18 on GPUs because depthwise, sequential kernels underutilize parallel hardware. Then we zoom out to hardware selection itself, where NPUs can outperform GPUs despite lower TOPS due to operator support, kernel fusion, and memory behavior. The takeaway is simple: architecture matters only in context, and context means the execution engine, compiler stack, and memory hierarchy that will carry your model in production.

From there, we share a four-step framework to become hardware aware: profile on real devices from day one, verify operator compatibility early, automate bottleneck discovery and model selection in CI, and optimize with context using hardware-aware pruning and mixed precision. To show how this works in practice, we unpack our Llama 3.2-1B project on Snapdragon Gen 3, where targeted pruning and precision tuning delivered 31% faster token generation, 25% faster prompt processing, and a 126% faster initialization—all with under 1% accuracy loss.

If you build models for the edge, mobile, GPUs, or NPUs, this conversation will help you avoid dead-ends and design for the hardware you actually ship on. Subscribe for more deep dives, share this episode with your team, and leave a review to tell us which hardware you’re targeting next.
Send us Fan Mail
Support the show
Learn more about the EDGE AI FOUNDATION - edgeaifoundation.org

Imagine steering a game with nothing but a blink and a glance. That’s the spark behind our latest build: a noninvasive brain-computer interface that runs entirely on a tiny edge microcontroller, translating eye movements into reliable, real-time commands without a laptop or cloud.

We start with the human why. Millions live with neurological conditions that constrain movement but preserve eye control—a narrow channel with huge potential. We compare the promises and trade-offs of invasive BCIs like Neuralink, BrainGate, and Synchron against accessible wearables from Emotiv, Muse, and OpenBCI. The big gap is obvious: people need precise, low-latency control without surgery, high cost, or a desktop tether. Our approach uses electrostatic charge sensing with a glasses-ready electrode layout at the nose bridge and a reference behind the ear, capturing strong ocular signals that are practical for daily wear.

From there, we break down the full on-device pipeline. A high-pass filter removes drift, a 50 Hz notch kills power-line noise, and a low-pass smooths the signal so a smaller model can focus on meaningful features. A lightweight Z-score event detector stays always-on and wakes the classifier only when something happens, buffering a 300-sample window at 240 Hz across two channels. The classifier is a tiny 1D CNN—convolution, ReLU, pooling, softmax—clocking about 0.76 ms inference with roughly 18 KB flash and 6 KB RAM. With K-fold cross-validation on nine participants, we see around 90% accuracy for four classes: discard involuntary blinks, map voluntary blinks to “click,” and detect left and right glances.

We showcase it with a playful demo: blink to jump over obstacles, glance right to change lanes and collect coins. Beyond the fun, the implications are serious—restoring agency with affordable hardware that works off-grid in real time. We close by outlining what’s next: integrating the sensors into everyday glasses, testing across more users and environments, and adding quick calibration for personalization. If accessible control matters to you—whether for assistive tech, gaming, or new hands-free interfaces—this is a glimpse of what near-future wearables can do.

Enjoy the episode? Follow the show, share it with a friend, and leave a quick review to help more listeners discover these conversations.
Send us Fan Mail
Support the show
Learn more about the EDGE AI FOUNDATION - edgeaifoundation.org

Semiconductor counterfeiting has grown into a $200 billion annual problem threatening the integrity of global electronics supply chains. As both chip shortages and sophisticated counterfeiting techniques persist, traditional detection methods fall short—requiring complex setups, hardware modifications, or extensive data labeling.

Two machine learning engineers from Analog Devices' advanced R&D team unveil their elegant solution: an unsupervised learning approach that captures the unique "fingerprints" of authentic chips by analyzing power signatures during memory operations. What makes their method revolutionary is its lightweight footprint (under 60KB) and ability to run directly on standard Cortex-M4 microcontrollers at the edge, requiring no cloud connectivity or specialized equipment.

The team shares their methodology for creating a robust dataset of 1,000 secure authenticator chips and developing a convolutional autoencoder architecture that achieved 100% accuracy in distinguishing authentic components from close counterparts. Their model learns the normal reconstruction patterns of legitimate chips, then flags anomalies when encountering counterfeits with distinctly different power signatures.

Beyond secure authenticators, this approach proves universally applicable to any semiconductor from which analog fingerprints can be collected. Rather than replacing traditional cryptographic methods, it serves as an additional security layer that remains effective even when encryption keys might be compromised through side-channel attacks.

Ready to strengthen your supply chain against increasingly sophisticated counterfeits? Discover how this scalable, software-based solution could be integrated with your existing security infrastructure to provide an additional layer of protection for critical semiconductor components.
Send us Fan Mail
Support the show
Learn more about the EDGE AI FOUNDATION - edgeaifoundation.org

Your phone, watch, and even your fridge want real-time intelligence—but power and latency won’t tolerate bloated models or generic compute. We walk through a practical path from Python to custom hardware using high-level synthesis, then invite you to prove it in our Efficient Inferencing Hackathon. With a ready-to-run RISC‑V Rocket Core baseline for MNIST, a full Siemens EDA toolchain, and on-demand training, you’ll learn how to cut latency and power while protecting accuracy through precision mapping, parallelism, and smarter dataflow.

We start by mapping the compute landscape—CPUs for flexibility, GPUs for throughput, TPUs/NPUs for tensors, and custom FPGA/ASIC designs for peak power-performance-area. From there, we get tactical: use quantization to right-size bit-widths; apply loop pipelining and unrolling to unlock throughput; partition memories and stream between layers to eliminate round-trips; and iterate quickly with HLS directives instead of rewriting RTL. You’ll see how a baseline inference in the millisecond range can be driven far lower with disciplined co-design, and how Catapult HLS, Questa, and PowerPro provide the feedback loop—latency, area, and power—to make confident trade-offs.

Participants receive a virtual machine, C kernels for convolution and dense layers, and a step-by-step path from Keras to synthesizable RTL. The goal is simple and demanding: deliver the fastest MNIST implementation that meets accuracy, area, and energy targets. Along the way, the HLS Academy community offers guidance from experts and peers, and winners will be announced at the Edge AI Foundation event in Taipei, with prizes including a 3D printer, an FPGA board, and Bose earbuds.

Ready to turn models into efficient silicon? Join the workshop series, claim your VM via the QR code at hls.academy, and use the promo code with two underscores to unlock full access. If this resonates, subscribe, share with a teammate who ships edge AI, and leave a review to help others find the show.
Send us Fan Mail
Support the show
Learn more about the EDGE AI FOUNDATION - edgeaifoundation.org